Verilog code to interface with 7 segment display. Current code targets a basys2 board, although it could target any FPGA.
-
Notifications
You must be signed in to change notification settings - Fork 0
n-hutton/basys-2_7seg
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog code to interface with basys2 7 segment display
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published